Iterative processing is widely adopted nowadays in modern wireless receivers for advanced channel codes like turbo and LDPC codes. Extension of this principle with an additional iterative feedback loop to the demapping function has proven to provide substantial error performance gain. However, the adoption of iterative demodulation with turbo decoding is constrained by the additional implied implementation complexity, heavily impacting latency and power consumption.
I. INTRODUCTION
Advanced wireless communication standards impose the use of modern techniques to improve spectral efficiency and reliability. Among these techniques Bit-Interleaved Coded Modulation (BICM) with different modulation orders and Turbo Codes with various code rates are frequently adopted.
The BICM principle [1] currently represents the state-of-the-art in coded modulations over fading channels. The BitInterleaved Coded Modulation with Iterative Demapping (BICM-ID) scheme proposed in [2] is based on BICM with additional soft feedback from the Soft-Input Soft-Output (SISO) convolutional decoder to the constellation demapper.
In this context, several techniques and configurations have been explored. In [3] , the authors investigated different mapping techniques suited for BICM-ID and QAM16 constellations. They proposed several mapping schemes providing significant coding gains. In [4] , the convolutional code classically used in BICM-ID schemes was replaced by a turbo code. Only a small gain of 0.1 dB was observed. This result may make BICM-ID with turbo-like coding solutions (TBICM-ID) unsatisfactory with respect to the added decoding complexity. On the other hand, authors in [5] have presented a technique intended to improve the performance of TBICM-ID over non Gaussian channels. The proposed technique, namely Signal Space Diversity (SSD), consists of a rotation of the constellation followed by a signal space component interleaving. It has shown additional error correction at the receiver side in an iterative processing scenario.
Constellation rotation enables to exploit higher code rates and to solve potential problems in selective channels while keeping good performance. It has been proposed for all constellation orders of Quadrature Amplitude Modulation (QAM). Combining constellation rotation with signal space component interleaving leads to significant improvement in performance over fading and erasure channels. It increases the diversity order of a communication system without using extra bandwidth. BICM coupled with SSD has been extensively studied for single carrier systems, e.g. in [6] , [7] and the references therein.
Application of iterative demapping in this context has shown excellent error rate performance results particularly in severe channel conditions (erasure, multi-path, real fading models) [8] . In that work, LDPC channel coding was considered.
Nevertheless, most of the existing works have not considered these techniques from an implementation perspective.
In fact, the application of the iterative demapping in future receivers using advanced iterative channel decoding will lead to further latency problems, more power consumption and more complexity caused by feedback inner and outer the decoder. Besides extrinsic information exchange inside the iterative channel decoder, additional extrinsic information is fed back as a priori information used by the demapper to improve the symbol to bit conversion. The number of iterations to be run at each level should be determined accurately as it impacts significantly, besides error rate performance, latency, power consumption, and complexity.
This work discusses the implementation efficiency of iterative receiver based on turbo demodulation and turbo decoding in order to achieve a gain in band-limited wireless communication systems. Convergence speed is analyzed for various system configurations to determine the exact required number of iterations at each level. Significant complexity reductions can be achieved by means of the proposed original iteration scheduling. Finally, an accurate normalized complexity analysis is presented in terms of arithmetic and memory access operations.
II. SYSTEM MODEL AND ALGORITHMS

A. System Model
The considered system uses one transmit and one receive antenna while assuming perfect synchronization. Fig. 1 shows a basic transmitter and receiver model using turbo demodulation and decoding. We denote by TBICM-ID-SSD a turbo BICM with iterative demapping coupled with signal space diversity. On the transmitter side, information bits U which are called systematic bits are regrouped into symbols u p consisting of l bits, and encoded with an l-binary turbo encoder. It consists of a parallel concatenation of two identical convolutional codes (PCCC). The output codeword C is then punctured to reach a desired coding rate R c . The 8-state double binary (l = 2) recursive systematic convolutional code (RSC code), adopted in the WiMax standard, is considered for the turbo encoder.
In order to gain resilience against error bursts, the resulting sequence is interleaved using an S-random interleaver Π 2 with S = N/4. Punctured and interleaved bits denoted by V are then gray mapped to channel symbols s q chosen from a 2 M -ary constellation X, M is the number of bits per modulated symbol.
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Applying the SSD consists first of the rotation of the mapped symbols s q . The resulting rotated symbols are denoted by s r,q . The performance gain obtained when using a rotated constellation X r depends on the choice of the rotation angle. In this regard, a thorough analysis has been done for the 2nd-generation terrestrial transmission system developed by the DVB Project (DVB-T2) which adopted the rotated constellation technique. A single rotation angle [8] has been chosen for each constellation size independently of the channel type. Using these angles, and with LDPC code, gains of 0.5 dB and 6 dB were shown for Rayleigh fading channel without and with erasure respectively for high code rate [8] .
The second step consists of signal space component interleaving. When a constellation signal is submitted to a fading event, its in-phase component I and quadrature component Q fade identically and suffers from an irreversible loss.
A means of avoiding this loss involves making I and Q fade independently while each carrying all the information regarding the transmitted symbol. By inserting an interleaver (a simple delay for uncorrelated fast-fading channel)
between the I and Q channels, the diversity order is doubled. The channel model considered is a frequency non-selective memoryless channel with erasure probability. The received discrete time baseband complex signal can be written as:
where h q is the Rayleigh fast-fading coefficient, ρ q is the erasure coefficient probability taking value 0 with a probability P ρ and value 1 with a probability of 1 − P ρ . n q is a complex white Gaussian noise with spectral density N 0 /2 in each component axes, and h ′ q is the channel attenuation. Note that, at the receiver side, the transmitted energy has to be normalized by a 1 − P ρ factor in order to cope with the loss of transmitted power.
B. Max-Log-MAP Demapping Algorithm
At the receiver side, the complex received symbols x ′ r,q have their Q-components re-shifted resulting in x r,q . An extrinsic log-likelihood ratio L ext,Dem (c p,q /x r,q ) is calculated for each bit c p,q corresponding to the p th bit of the received rotated and modulated symbol x r,q . After de-interleaving, de-puncturing and turbo decoding, extrinsic information from the turbo decoder L ext,Dec (c p,q ) is passed through the interleaver, punctured and fed back as a priori information L apr,Dem (c p,q ) to the demapper in a turbo demapping scheme. L ext,Dem (c p,q /x r,q ) is the difference between the soft output a posteriori L Dem (c p,q /x r,q ) and L apr,Dem (c p,q ) at the demapper side, it is given by the expression below:
Z l(l=0,1) can be expressed as:
where X k r,l , with l ∈ {0, 1}, are the symbol sets of the constellation for which symbols have their i th bit equal to l. P (c i,q ) is the probability of the i th bit of constellation symbol s r,q computed through a priori information L apr,Dem (c i,q ). Reducing the complexity of the expressions above can be performed by applying the max-log approximation. Thus, equation (2) can be written as:
where A q and B p,q are computed as follows.
In fact, the above demapping equations are valid for both channel models (with or without erasures) through the use of h ′ q coefficient (equation (1)). These simplified expressions exhibit three main computation steps: (a) Euclidean distance computation referred by A q , (b) a priori adder referred by B p,q , and (c) minimum finder referred by the min operation of equation (4).
C. Max-Log-MAP Decoding Algorithm
Following the demapping function at the receiver side, the turbo decoding algorithm is applied. The BCJR algorithm is considered for the Soft Input Soft Output (SISO) convolutional decoders. Using input symbols and a priori extrinsic information, each SISO decoder computes a posteriori probabilities. The BCJR SISO decoder computes first the branch metrics γ. Then it computes the forward α k and backward β k metrics between two trellis states s and s ′ [9] .
where
The soft output information so(d k = c p c p+1 ) and symbol-level extrinsic information z(d k = c p c p+1 ) of symbol k are then computed using equations (10) and (11). The extrinsic information, which is exchanged iteratively between the two SISO decoders, is obtained by subtracting the intrinsic information from so(
can be multiplied by a constant scaling factor SF (typically equals to 0.75) for a modified Max-Log-MAP algorithm improving the resultant error rate performance.
Finally, in case of turbo demapping and only by one SISO decoder, the bit-level extrinsic information of systematic symbols c p c p+1 are computed using equations (12) and (13). Similar computations are done for parity symbols c p+2 c p+3 .
These expressions exhibit three main computation steps: (a) branch metrics computation referred by γ k , (b) state metrics computation referred by (α k and β k ), and (c) extrinsic information computation referred by L apr,Dem and z.
III. TBICM-SSD AND TBICM-ID-SSD CONVERGENCE SPEED ANALYSIS
This section illustrates the impact of constellation rotation and iterative demapping on the convergence speed.
Convergence speed designates the rapidity of the convergence of the iterative process.
EXIT charts [10] are used as a useful tool for a clear and thorough analysis of the convergence speed. They were first proposed for parallel concatenated codes, and then extended to other iterative processes. For iterative demapping with turbo decoding (TBICM-ID-SSD), authors in [5] have used this tool to analyze the iterative exchange of information between the different SISO components. In this system receiver with two iterative processes, the response of the two SISO decoders is plotted while taking into consideration the SISO demapper with updated inputs and outputs.
In this scheme, IA 1 , IA 2 , IE 1 , IE 2 are used to designate the a priori and extrinsic information respectively for DEC 1 and DEC 2 (Fig. 1) . Iterations start without a priori information (IA 1 = 0 and IA 2 = 0). Then, extrinsic information 
Extensive analysis for different E b /N 0 and different system parameters (modulation orders and code rates) has been conducted and gave similar results. Fig. 2 illustrates one of these simulations for QAM64, code rate The plain curves of Fig. 2 correspond to the EXIT charts for the case with rotated constellation. Meanwhile, the dashed curves correspond to the case with no rotation. Furthermore, the red curves correspond to non iterative demapping, e.g. SISO demapper executed once in feed forward scheme. Applying demapping iterations corresponds to the other colored curves in the EXIT charts of Fig. 2 .
In this figure, we observe that the EXIT tunnel is wider for the rotated case than the one without. Furthermore, the tunnel is limited to that of one demapping iteration for the latter case. Thus, making more demapping iterations will not affect the convergence speed of non rotated constellation configurations. However the tunnel is enlarging (improving) until three demapping iterations using the rotated constellation. For TBICM-SSD, EXIT charts show a need of more than 6 turbo decoding iterations to attain convergence following the trajectory (1). Whereas 4 demapping iterations are sufficient following the trajectory (2).
Thus, in case of TBICM-ID-SSD, the iteration scheduling which optimize the convergence is the one that enlarge the EXIT tunnel as soon as possible. Analyzing the different tunnel curves in the EXIT figure shows that the tunnel is enlarging for each demapping iteration. Thus, the optimized scheduling is to execute only one turbo decoding iteration for each demapping iteration and then step forward to the next demapping iteration (enlarge the EXIT tunnel). This scheduling is the one adopted implicitly in [5] . Note that after the third demapping iteration, only a slight improvement in convergence is observed. Similar results have been found for all considered modulation orders, code rates and erasure coefficients. This result will be used in the next section to reduce the number of demapping iterations.
IV. REDUCING THE NUMBER OF DEMAPPING ITERATIONS
As mentioned in the previous section, the optimized profile applies one turbo code iteration for each demapping iteration. Thus, reducing the number of turbo demapping iterations will reduce the total number of iterations for the turbo decoder.
However, various constructed EXIT charts with different parameters show that after a specific number of demapping iterations, only a slight improvement is predicted. As an example, in Fig. 2 decoder transfer functions coincide with each other after 3 demapping iterations. However, one can notice that turbo decoding iterations must continue until that the two constituent decoders agree with each other. Thus, the number of demapping iterations can be reduced without affecting error rates, while keeping the same total number of turbo decoding iterations. This constitutes the basis for our proposed original iteration scheduling.
In fact, to keep the same number of iterations for the decoder unaltered, one turbo code iteration is added after the last iteration to the demapper for each eliminated demapping iteration. Fig. 3 simulates six turbo demapping iterations performing one turbo decoding iteration for each. Hence, six turbo code iterations are performed in total. This scheme is denoted as 6IDem.
With the proposed iteration scheduling, 5IDem 1EIDec designates five demapping iterations (one turbo code iteration is applied for each) followed by one extra turbo code iteration.
Referring to Fig. 3 , error rates associated to 6IDem and 5IDem 1EIDec show almost same performances, while one feedback to the demapper is eliminated in the latter scheme. Similarly, for 4IDem 2EIDec, two feedbacks to the demapper are eliminated. A slight loss of 0.025 dB is induced. Eliminating more demapping iterations will cause significant performance degradation. 3IDem 3EIDec is closer to 5IDem than to 6IDem.
In fact, 4IDem 2EIDec represents the most optimized curve for the 6IDem performance scheme as shown in Fig.   3 . EXIT charts do not agree with this consideration at the first sight, three demapping iterations were sufficient to do the same correction as the eight iterations. EXIT charts are based on average calculations as many frames are simulated. The three demapping iterations represents the average number of demapping iterations needed to be sure that the two constituent decoders agree with each other. Making more demapping iterations will provide more error correction.
Further simulations show performance loss of 0.02 dB to 0.1 dB and 0.02 dB to 0.15 dB for no erasure and erasure events respectively when the proposed scheduling is applied. Table I summarizes the reduced performance loss for different code rates and constellation orders after omitting two demapping iterations. These values were investigated for the worst case corresponding to 3IDem 2EIDec in comparison to 5IDem. Note that for error floor region, simulations show almost identical BER performance if applying more than 3 demapping iterations. Furthermore, it is worth noting that with a limited-diversity channel model, omitting 2 demapping iterations leads to slightly lower performance loss than those of Table I for a fast-fading channel model. In fact, one demapping iteration with highdiversity channel model leads to more error correction compared to one iteration executed with limited-diversity one.
Conducted simulations with block-fading channel model have confirmed this result.
Using this technique, latency and complexity issues caused by the TBICM-ID-SSD are reduced. Two feedbacks to the demapper with the associated delays, computations, and memory accesses are eliminated. It is worth noting that the proposed new scheduling does not have any impact on the receiver area (logic or memory). This scheduling is applied on a TBICM-ID-SSD receiver and proposes complexity reduction in "temporal dimension" (which impacts power consumption, throughput, and latency). Complexity reductions will be evaluated and discussed in the next section.
V. COMPLEXITY EVALUATION AND NORMALIZATION
The main motivation behind the conducted convergence speed analysis and the proposed technique for reducing the number of iterations is to improve the receiver implementation quality. In order to appreciate the achieved improvements, an accurate evaluation of the complexity in terms of number and type of operations and memory access 
]Add(9, 9) + E[ State metric 64Add(10, 10) + 48Sub(9, 9) + 8store (10) extrinsic information 32Add(10, 10) + 32Sub(9, 9) + 9Sub(10, 10) + 3M ul(4, 10) + 8load(10) + 5store(10) is required. Such complexity evaluation is fair and generalized as it is independent from the architecture mode (serial or parallel) and remains valid for both of them. In fact, all architecture alternatives should execute the same number of operations (serially or concurrently) to process a received frame. In this section, we consider the two main blocks of the TBICM-ID-SSD system configuration which are the SISO demapper and the SISO decoder. The proposed evaluation considers the low complexity algorithms presented in section II. A typical fixed-point representation of channel inputs and various metrics is considered. Table II summarizes the total number of required quantization bits for each parameter.
A. Complexity evaluation of SISO demapper
The complexity of SISO demapping depends on the modulation order (in the context of the above fixed parameters). We will now consider the equations of subsection II-B to compute: (1) the required number and type of arithmetic computations and (2) the required number of read memory access (load) and write memory access (store). The result of this evaluation is summarized in Table IV and explained below. We use the following notation operation(NbOfBitsOfOperand1,NbOfBitsOfOperand2) for arithmetic operations, and load(NbOfBits)/store(NbOfBits) for read/write memory operations. Thus, add(8, 10) indicates an addition operation of two operands; one quantized on 8 bits and the second on 10 bits. Similarly, load (8) indicates a read access memory of 8-bit word length.
1) Euclidean distance computation
For each modulated symbol (input of the demapper):
• One load(8) to access the fading channel coefficient normalized by the channel variance
• Two load(10) to access the channel symbols x I r,q and x Q r,q .
• For each one of the 2 M symbols of the constellation (s However, for the simple QPSK modulation the above operations can be simplified as only 2 LLRs exist for one modulated symbol. In fact, in equation (6) there is no need to execute an addition followed by a subtraction of the same LLR. Thus, the total number of required arithmetic operations in this case is 4Sub(11, 19).
3) Minimum finder
For each one of the M bits per modulated symbol:
• 2 M Sub(19, 19) to realize the two min operations of equation (4) • One Sub(8, 8) to subtract the above found 2 minimum values resulting in the demapper extrinsic information
• One store(8) to store the extrinsic information value
B. Complexity evaluation of SISO decoder
The SISO decoder complexity is composed of 3 principal units: branch metric, state metric, and extrinsic information functions. As for the SISO demapper, the result of the complexity evaluation is summarized in Table IV and explained below. As stated before, the considered turbo code is an 8-state double binary one. At the turbo decoder side, each double binary symbol should be decoded to take a decision over the 4 possible values (00, 01, 10, 11).
1) Branch metrics (γ)
For each coded symbol (input of the decoder):
• 4 load(5) to access systematic and parity LLRs Operations above should be multiplied by 2 to generate forward and backward branch metrics.
2) State metrics (α,β)
• 32 Add(10, 10) to compute α k−1 (s ′ ) + γ k (s ′ , s) for the 32 trellis transitions (8-state double binary trellis)
• 24 Sub(9, 9) to realize the 8 max (4-input) operations of equation (7). In fact, 1 max (N-input) can be implemented as N-1 max (2-input) operations. 1 max (2-input) corresponds to 1 Sub
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• 8 store(10) to store computed state metrics only for left butterfly algorithm
Operations above should be multiplied by 2 to generate forward α and backward β state metrics.
3) Extrinsic information (z)
• 8 load(10) to access state metric values
• 32 Add(10, 10) to compute the second required addition operation in equation (10) for the 32 trellis transitions
• 28 Sub(9, 9) to realize the 4 max (8-input) operations of equation (10) • 4 Sub(10, 10) to subtract symbol-level intrinsic information from the computed soft value (generating symbol-level extrinsic information)
• 8 Sub(9, 9) and 4 Sub(10, 10) to realize the 8 max (2-input) operations and compute 4 bit-level (systematic and parity) extrinsic information as demapper a priori information (equations (12) and (13)). This computation is done only for one of the two SISO decoders
• 4 store(10) to store the computed bit-level (systematic and parity) extrinsic information
• 3 Sub(10, 10) to normalize symbol-level extrinsic information by subtracting the one related to decision 00
• 3 M ul(4, 10) to multiply the symbol-level extrinsic information by a scaling factor SF
• 3 store(10) to store the computed DEC 1 symbol-level extrinsic information as DEC 2 a priori information
C. Complexity normalization
The above conducted complexity analysis exhibits different arithmetic and memory operation types and operand sizes. In order to provide a fair evaluation of the improvement in complexity and memory access with the technique proposed in section IV, complexity normalization is necessary.
For arithmetic operations, normalization can be done in terms of 2-input one bit full adders (Add (1, 1) ). Each one of the adders, subtractors, and multipliers can be converted into an equivalent number of Add(1, 1). For adders and subtractors, bit-to-bit half and full adders are used and generalized for operand sizes n 1 and n 2 . Obtained formulas are summarized in Table III with simple, yet accurate, analysis of all corner cases. Similarly, multiplication operations are normalized using successive addition operations. Memory access operation of m word of size n are normalized to one memory access operation of m × n bits.
Applying the proposed complexity normalization approach to Table IV leads to the results summarized in Table V .
VI. DISCUSSIONS AND ACHIEVED GAINS
This section evaluates and discusses the achieved complexity reductions using the proposed original iteration scheduling of TBICM-ID-SSD at different modulation orders and code rates. As concluded in section IV, two demapping iterations can be eliminated while keeping the number of turbo decoding iterations unaltered. Overall, this will lead to a reduction corresponding to two times the execution of the SISO demapping function. Besides the fact that the obtained results will depend on the modulation order and code rate, a third parameter should be considered regarding the iterative demapping implementation choice. In this regard, two configurations should be analyzed. In the first configuration, denoted CASE 1, the Euclidean distances are re-calculated at each demapping iteration. While in the second configuration, denoted CASE 2, the computation of the Euclidean distances are done only once, at the first iteration, then stored and reused in later demapping iterations. Thus, CASE 1 implies higher arithmetic computations, however less memory access, than CASE 2. TABLE VI: Reduction in number of operations, read/write access memory comparing "4IDem 2EIDec" to "6IDem"
for different modulation schemes and code rates.
Using the normalized complexity evaluation of Table V , achieved gains comparing 4IDem 2EIDec to 6IDem for all configurations are summarized in Table VI . In the following we will explain first how these values are computed and then discuss the obtained results.
In fact, considering the code rate R c and the number of bits per symbol M , the relation between the number of double binary coded symbols (N CodedSymb ) and the corresponding number of modulated symbols (N ModSymb ) can be written as follows.
The complexity reduction (G) corresponds to the ratio between the complexity of two SISO demapping executions and the complexity of the original TBICM-ID-SSD configuration. If the original TBICM-ID-SSD configuration requires N it iterations to process a frame composed of N ModSymb modulated symbols (equivalent to N CodedSymb coded symbols), the complexity reduction can be approximated by the following expression.
where F Dem designates the complexity of SISO demapper which depends on the constellation size and F Dec designates the complexity of SISO decoder. When converting in this equation the number of modulated symbols into equivalent coded symbols using equation (15), we obtain the following equation.
This last equation has been used to obtain individually the complexity reductions in terms of arithmetic, read memory access, and write memory access operations of Table VI , for N it = 6. For CASE 1, results show increased benefits in terms of number of arithmetic operations (up to 31.6%) and read memory accesses (up to 28.6%) with higher modulation orders. This can be easily predicted from equation (17) as the value of F Dem increases with the constellation size. The equation shows also that the higher the code rate is, lower the benefits are.
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On the other hand, the improvement in write memory access (3.7% for R c = 1/2 and 2.2% for R c = 6/7) is low and constant for all modulation orders. In fact, in Table VI the single memory store term which depends on the modulation order is store(8.M ) for the minimum finder computation. This term is required per modulated symbol and when converted to the equivalent number per coded symbol (equation (15)) for a fixed code rate a constant value, independent from M , is obtained.
Similar behavior is shown for CASE 2, except for two points. The first one concerns the improvements in arithmetic operations and read memory accesses. In fact, compared to CASE 1, this configuration implies less arithmetic and more memory access operations which lead to less benefits for the former and more benefits for the latter (equation (17)). The second point concerns the improvement in write memory access. In fact, besides the term M × 8bits, a value of 19 × 2 M is required only for the first iteration to store the 2 M Euclidean distances quantized on 19 bits each. This added value is much higher in comparison to the reduced M × 8bits write memory access. Therefore the improvement in write access memory operations will be less for higher constellation sizes (down to 1.2%).
It is worth noting that applying the proposed scheduling combined with an early stopping criteria might diminish the benefit from the scheduling, but at the cost of an additional complexity.
VII. CONCLUSION
Convergence speed analysis is crucial in TBICM-ID-SSD systems in order to tune the number of iterations to be optimal when considering the practical implementation perspectives. Conducted analysis has demonstrated that omitting two turbo demodulation iterations without decreasing the total number of turbo decoding iterations leads to promising complexity reductions while keeping error rate performance almost unaltered. A maximum loss of 0.15 dB is shown for all modulation schemes and code rates in a fast-fading channel with and without erasure. The number of normalized arithmetic operations is reduced from 8.2% for QPSK configuration to 2 Nit % for QAM256 (e.g. for N it = 6 this gives a reduction of 33.3%). Similarly, the number of read access memory is reduced in a range between 8.2% to 2 Nit %. This complexity reduction improves significantly latency and power consumption, and thus paves the way towards the adoption of TBICM-ID-SSD hardware implementations in future wireless receivers. Future work targets the extension of this analysis to other baseband iterative applications and its integration into available hardware prototypes.
